

Virtex-5 GTP Aurora v2.8

Getting Started Guide

UG223 (v1.4) October 10, 2007





Xilinx is disclosing this Document and Intellectual Property (hereinafter “the Design”) to you for use in the development of designs to operate on, or interface with Xilinx FPGAs. Except as stated herein, none of the Design may be copied, reproduced, distributed, republished, downloaded, displayed, posted, or transmitted in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx. Any unauthorized use of the Design may violate copyright laws, trademark laws, the laws of privacy and publicity, and communications regulations and statutes.

Xilinx does not assume any liability arising out of the application or use of the Design; nor does Xilinx convey any license under its patents, copyrights, or any rights of others. You are responsible for obtaining any rights you may require for your use or implementation of the Design. Xilinx reserves the right to make changes, at any time, to the Design as deemed desirable in the sole discretion of Xilinx. Xilinx assumes no obligation to correct any errors contained herein or to advise you of any correction if such be made. Xilinx will not assume any liability for the accuracy or correctness of any engineering or technical support or assistance provided to you in connection with the Design.

THE DESIGN IS PROVIDED “AS IS” WITH ALL FAULTS, AND THE ENTIRE RISK AS TO ITS FUNCTION AND IMPLEMENTATION IS WITH YOU. YOU ACKNOWLEDGE AND AGREE THAT YOU HAVE NOT RELIED ON ANY ORAL OR WRITTEN INFORMATION OR ADVICE, WHETHER GIVEN BY XILINX, OR ITS AGENTS OR EMPLOYEES. XILINX MAKES NO OTHER WARRANTIES, WHETHER EXPRESS, IMPLIED, OR STATUTORY, REGARDING THE DESIGN, INCLUDING ANY WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND NONINFRINGEMENT OF THIRD-PARTY RIGHTS.

IN NO EVENT WILL XILINX BE LIABLE FOR ANY CONSEQUENTIAL, INDIRECT, EXEMPLARY, SPECIAL, OR INCIDENTAL DAMAGES, INCLUDING ANY LOST DATA AND LOST PROFITS, ARISING FROM OR RELATING TO YOUR USE OF THE DESIGN, EVEN IF YOU HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. THE TOTAL CUMULATIVE LIABILITY OF XILINX IN CONNECTION WITH YOUR USE OF THE DESIGN, WHETHER IN CONTRACT OR TORT OR OTHERWISE, WILL IN NO EVENT EXCEED THE AMOUNT OF FEES PAID BY YOU TO XILINX HEREUNDER FOR USE OF THE DESIGN. YOU ACKNOWLEDGE THAT THE FEES, IF ANY, REFLECT THE ALLOCATION OF RISK SET FORTH IN THIS AGREEMENT AND THAT XILINX WOULD NOT MAKE AVAILABLE THE DESIGN TO YOU WITHOUT THESE LIMITATIONS OF LIABILITY.

The Design is not designed or intended for use in the development of on-line control equipment in hazardous environments requiring fail-safe controls, such as in the operation of nuclear facilities, aircraft navigation or communications systems, air traffic control, life support, or weapons systems (“High-Risk Applications”). Xilinx specifically disclaims any express or implied warranties of fitness for such High-Risk Applications. You represent that use of the Design in such High-Risk Applications is fully at your risk.

© 2006-2007 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners.

Revision History

The following table shows the revision history for this document.

Date	Version	Revision
11/30/06	1.1	Initial Xilinx release.
03/01/07	1.2	LogiCORE GTP Aurora v2.6 release.
05/17/07	1.3	LogiCORE GTP Aurora v2.7 release. <ul style="list-style-type: none">• Replaced <i>sample</i> design with <i>example</i> design throughout for clarity• Updated Figure 3-2• Added “Using the ISE Flow to Generate the GTP Aurora Core”
10/10/07	1.4	Virtex-5 GTP Aurora v2.8 release. <ul style="list-style-type: none">• Added “Using ChipScope Pro Cores with the GTP Aurora Core”• Added “Using the Timer-Based Simplex Mode”

Table of Contents

Preface: About This Guide

Contents	5
Additional Resources	5
Conventions	6
Typographical	6
Online Document	7

Chapter 1: Introduction

About the Core	9
Recommended Design Experience	9
Related Xilinx Documents	9
Additional Core Resources	10
Technical Support	10
Feedback	10
Core	10
Document	10

Chapter 2: Installing and Licensing the Core

Before You Begin	11
System Requirements	11
Installing the Core	12
Automated Installation Using WebUpdate	12
Manual Installation	12
Obtaining Your License	13
Installing Your License File	13

Chapter 3: Quick Start Example Design

Overview	15
Generating the Core	16
Implementing the Example Design	17
Using ChipScope Pro Cores with the GTP Aurora Core	18
Description	18
Usage	18
Using the Timer-Based Simplex Mode	18
Description	18
Usage	18
Using the ISE Flow to Generate the GTP Aurora Core	19
Simulating the Example Design	20
Example Design Hierarchy	21

About This Guide

The *Virtex-5 GTP Aurora v2.8 Getting Started Guide* provides information about generating a LogiCORE™ GTP Aurora v2.8 using Virtex™-5 RocketIO™ GTP transceivers. The information includes customizing and simulating the core using the provided example design, and running the design files through implementation using the Xilinx tools.

Contents

This guide contains the following chapters:

- [Preface, “About this Guide”](#) introduces the organization and purpose of this guide, a list of additional resources, and the conventions used in this document.
- [Chapter 1, “Introduction”](#) describes the core and related information, including recommended design experience, additional resources, technical support, and submitting feedback to Xilinx.
- [Chapter 2, “Installing and Licensing the Core”](#) provides information about installing and licensing the core.
- [Chapter 3, “Quick Start Example Design”](#) provides an overview of the Aurora protocol and core, and gives a step-by-step tutorial on how to generate Aurora designs with the CORE Generator™ tool.

Additional Resources

For additional information, go to <http://www.xilinx.com/support>. The following table lists some of the resources you can access from this website or by using the provided URLs.

Resource	Description/URL
Tutorials	Tutorials covering Xilinx design flows, from design entry to verification and debugging http://www.xilinx.com/support/techsup/tutorials/index.htm
Answer Browser	Database of Xilinx solution records http://www.xilinx.com/xlnx/xil_ans_browser.jsp
Application Notes	Descriptions of device-specific design techniques and approaches http://www.xilinx.com/xlnx/xweb/xil_publications_index.jsp?category=Application+Notes
Data Sheets	Device-specific information on Xilinx device characteristics, including readback, boundary scan, configuration, length count, and debugging http://www.xilinx.com/xlnx/xweb/xil_publications_index.jsp

Resource	Description/URL
Problem Solvers	Interactive tools that allow you to troubleshoot your design issues http://www.xilinx.com/support/troubleshoot/psolvers.htm
Tech Tips	Latest news, design tips, and patch information for the Xilinx design environment http://www.xilinx.com/xlnx/xil_tt_home.jsp

Conventions

This document uses the following conventions. An example illustrates each convention.

Typographical

The following typographical conventions are used in this document:

Convention	Meaning or Use	Example
Courier font	Messages, prompts, and program files that the system displays	speed grade: - 100
Courier bold	Literal commands you enter in a syntactical statement	ngdbuild <i>design_name</i>
<i>Italic font</i>	Variables in a syntax statement for which you must supply values	ngdbuild <i>design_name</i>
	References to other manuals	See the <i>User Guide</i> for details.
	Emphasis in text	If a wire is drawn so that it overlaps the pin of a symbol, the two nets are <i>not</i> connected.
Dark Shading	Items that are not supported or reserved	This feature is not supported
Square brackets []	An optional entry or parameter. However, in bus specifications, such as bus [7:0] , they are required.	ngdbuild [<i>option_name</i>] <i>design_name</i>
Braces { }	A list of items from which you must choose one or more	lowpwr = { on off }
Vertical bar	Separates items in a list of choices	lowpwr = { on off }
Vertical ellipsis . . .	Repetitive material that has been omitted	IOB #1: Name = QOUT' IOB #2: Name = CLKIN' . . .
Horizontal ellipsis ...	Omitted repetitive material	allow block <i>block_name</i> loc1 loc2 ... locn;

Convention	Meaning or Use	Example
Notations	The prefix '0x' or the suffix 'h' indicate hexadecimal notation	A read of address 0x00112975 returned 45524943h.
	An '_n' means the signal is active low	usr_teof_n is active low.

Online Document

The following linking conventions are used in this document:

Convention	Meaning or Use	Example
Blue text	Cross-reference link to a location in the current document	See the section “ Additional Resources ” for details. Refer to “ Title Formats ” in Chapter 1 for details.
Red text	Cross-reference link to a location in another document	See Figure 2-5 in the <i>Virtex-II Handbook</i> .
Blue, underlined text	Hyperlink to a website (URL)	Go to http://www.xilinx.com for the latest speed files.

Introduction

This chapter introduces the Aurora core and provides related information, including recommended design experience, additional resources, technical support, and how to submit feedback to Xilinx.

The LogiCORE GTP Aurora v2.8 core is a high-speed serial solution based on the Aurora protocol and Virtex-5 RocketIO GTP transceivers. The core is delivered as open-source code and supports both Verilog and VHDL design environments. Each core comes with an example design and supporting modules.

About the Core

The Aurora core is a CORE Generator IP core, included in the latest IP Update on the Xilinx IP Center. For detailed information about the core, see <http://www.xilinx.com/aurora>. For information about system requirements, installation, and licensing options, see [Chapter 2, “Installing and Licensing the Core.”](#)

Recommended Design Experience

Although the Aurora core is a fully verified solution, the challenge associated with implementing a complete design varies depending on the configuration and functionality of the application. For best results, previous experience building high-performance, pipelined FPGA designs using Xilinx implementation software and user constraints files (UCF) is recommended.

Contact your local Xilinx representative for a closer review and estimation for your specific requirements.

Related Xilinx Documents

Prior to generating an Aurora core, users should be familiar with the following:

- Documents located on the Aurora product page: <http://www.xilinx.com/aurora>
 - ♦ SP002: *Aurora Protocol Specification*
- Documents located on the LocalLink product page: <http://www.xilinx.com/locallink>
 - ♦ SP006: *LocalLink Interface Specification*
- [UG196](#): *Virtex-5 RocketIO GTP Transceiver User Guide*
- ISE™ software documentation
http://www.xilinx.com/support/sw_manuals/xilinx9/index.htm

Additional Core Resources

For detailed information and updates about the Aurora core, see the following documents, located on the Aurora product page at <http://www.xilinx.com/aurora>.

- DS538: *Virtex-5 GTP Aurora v2.8 Data Sheet*
- UG223: *Virtex-5 GTP Aurora v2.8 Getting Started Guide*
- UG224: *Virtex-5 GTP Aurora v2.8 User Guide*
- UG058: *Aurora Bus Functional Model User Guide*
- GTP Aurora v2.8 Release Notes

Technical Support

For technical support, go to www.xilinx.com/support. Questions are routed to a team of engineers with expertise using the Aurora core.

Xilinx will provide technical support for use of this product as described in the LogiCORE GTP Aurora v2.8 license (see “[Installing Your License File](#),” page 13). Xilinx cannot guarantee timing, functionality, or support of this product for designs that do not follow the guidelines in *Virtex-5 GTP Aurora v2.8 User Guide* and the *Virtex-5 GTP Aurora v2.8 Getting Started Guide*.

Feedback

Xilinx welcomes comments and suggestions about the Aurora core and the accompanying documentation.

Core

For comments or suggestions about the Aurora core, please submit a WebCase from www.xilinx.com/support. Be sure to include the following information:

- Product name
- Core version number
- List of parameter settings
- Explanation of your comments

Document

For comments or suggestions about this document, please submit a WebCase from www.xilinx.com/support. Be sure to include the following information:

- Document title
- Document number
- Page number(s) to which your comments refer
- Explanation of your comments

Installing and Licensing the Core

This chapter provides instructions for installing the Aurora core in the CORE Generator tool and how to obtain a free license to use the core.

Before You Begin

Before installing the Wizard, you must have a MySupport account and the ISE 9.2i SP3 software installed on your system. If you have already completed these steps, go to [“Installing the Core,” page 12](#), otherwise, do the following:

1. Click **Login** at the top of the Xilinx home page, then follow the onscreen instructions to create a MySupport account.
2. Install the ISE 9.2i software and the applicable Service Pack. ISE Service Packs can be downloaded from www.xilinx.com/support/download.htm

System Requirements

Windows

- Windows XP Professional SP1, SP2, 32-bit, 64-bit
- Windows Vista Business 32-bit

Solaris

- Sun Solaris 9, 10

Linux

- Red Hat Enterprise WS 3.0/4.0/5.0 (32-bit or 64-bit)

Software

- ISE 9.2i with applicable Service Pack

Check the release notes for the required Service Pack; ISE Service Packs can be downloaded from http://www.xilinx.com/support/sw_manuals/xilinx9/index.htm

Installing the Core

You can install the Wizard in two ways: using the CORE Generator WebUpdate facility, which lets you select from a list of updates, or by performing a manual installation after downloading the core from the web.

Automated Installation Using WebUpdate

Note: To use this installation method behind a firewall, you must know your proxy settings. If necessary, contact your administrator to determine the proxy host address and port number before you begin.

1. From the main CORE Generator window, choose **Tools** → **Software Update...**
2. Click **OK** to close the CORE Generator tool and start WebUpdate.
3. If necessary, click **Advanced . . .** to specify a proxy host.
4. Click **Check for Updates**.
5. Ensure **ISE 9.2i IP Update 2** is selected in the list of software updates.
6. Click **OK**.
7. WebUpdate downloads and installs the selected software updates. Restart your computer when the install is finished.
8. To confirm the installation, from the main CORE Generator window, choose **Help** → **About Xilinx CORE Generator**.
9. Look for the following lines in the About dialog box:
 Updates installed:
 ISE 9.2i IP Update 2

Manual Installation

1. Close the CORE Generator application if it is running.
 Download the ZIP file from the following location and save it to a temporary directory:
http://www.xilinx.com/xlnx/xil_sw_updates_home.jsp?update=ip&software=9.2i

Note: Before you can access this page and the files listed on it, you must be registered for CORE Generator IP Updates access.
2. Extract the ZIP archive file `ise_92i_ip_update2.zip` to a temporary location.
For Windows
 - ♦ Extract the ZIP archive file using WinZip 7.0 SR-1 or later.
Note: When extracting the files using WinZip, you must check the **Use Folder Names** option.**For UNIX**
 - ♦ Extract the ZIP archive file using `unzip`.
Note: You might need system administrator privileges to install the update.
3. In the root level of the extracted directory structure, run the setup (.exe) executable to install the update.
4. Restart the CORE Generator tool; it automatically detects and displays the newly installed IP cores.
5. Determine whether the installation was successful by verifying that the new cores are visible in the main CORE Generator window.

Obtaining Your License

To obtain your license for the Aurora core, perform the following steps:

- Navigate to the Aurora product page: <http://www.xilinx.com/aurora>
- Click the Aurora LogiCORE link at the bottom of the page
- Click **Order and Register**

Follow the onscreen instructions to review and electronically sign the Aurora License Agreement and download your license file for the Aurora core.

Installing Your License File

After selecting a license option, an email will be sent to you that includes instructions for installing your license file. In addition, information about advanced licensing options and technical support is provided.

Quick Start Example Design

The quick start instructions are a step-by-step procedure for generating an Aurora core, implementing the core in hardware using the accompanying example design, and simulating the core with the provided demonstration testbench (example_tb). To learn more about the example design provided with the Aurora core, see the *Virtex-5 GTP Aurora v2.8 User Guide*.

Overview

The quick start example consists of the following components:

- An instance of the Aurora core generated using the default parameters
 - ♦ Full-duplex with a single GTP transceiver
 - ♦ Both (native and user) flow control options
 - ♦ LocalLink interface
 - ♦ Virtex-5 target device
- A top-level example design (aurora_example) with user constraints file (UCF) for an ML523 board
- A demonstration testbench to simulate two instances of the example design

The Aurora example design has been tested with Synplicity and XST for synthesis and ModelSim for simulation.

Figure 3-1 shows a block diagram of the default Aurora example design.





Figure 3-1: Example Design

Generating the Core

To generate an Aurora core with default values using the CORE Generator tool:

1. Start the CORE Generator tool.
For help starting and using the CORE Generator tool, see *CORE Generator Help* in the [ISE documentation](#).
2. Choose **File** → **New Project**.
3. Type a location and a directory name. This example uses the following location and directory name:
/Projects/aurora/gtp_201_v2_8
4. Click **OK** to create the directory.
5. To set project options:
 - ♦ On the Part tab, for Family select **Virtex5**. For Device, select an appropriate device that supports RocketIO GTP transceivers, such as **xc5v1x50t**.
Note: If an unsupported silicon family is selected, the GTP Aurora v2.8 appears light grey in the taxonomy tree and cannot be customized. Only devices containing RocketIO GTP transceivers are supported by the core. See DS100: *Virtex-5 Family Overview* for a list of devices containing RocketIO GTP transceivers.
 - ♦ No further project options need to be set.
 - ♦ Optionally, on the Generation tab, set the Design Entry pulldown to **Verilog**.
6. After creating the project, locate the GTP Aurora v2.8 in the taxonomy tree under /Communication_&_Networking/Serial_Interfaces
7. Double-click the core. If the license file is not properly configured, the CORE Generator tool reports an error. See Chapter 2, “Installing and Licensing the Core.”



UG223_03_02_082207

Figure 3-2: CORE Generator Aurora Customization Screen

8. In the Component Name field, enter a name for the core instance. This example uses the name **aurora_201**.
9. If you are testing the example design on hardware using a production silicon part, select **PRODUCTION** from the Silicon Version list.

10. Click **Finish**.

The core and its supporting files, including the example design, are generated in the project directory. For detailed information about the example design files and directories, see the *Virtex-5 GTP Aurora v2.8 User Guide*.

Implementing the Example Design

After the core is generated, the design can be processed by the Xilinx implementation tools. The generated output files include several scripts to assist the user in running the Xilinx software.

From the command prompt, navigate to the project directory and type the following:

For Windows

```
ms-dos> cd aurora_201\scripts
ms-dos> xilperl make_aurora.pl -example -m -p -b -win
```

For UNIX

```
unix-shell% cd aurora_201/scripts
unix-shell% xilperl make_aurora.pl -example -m -p -b
```

These commands execute a script that synthesizes, builds, maps, place-and-routes the example design and produces a bitmap file. The resulting files are placed in the scripts directory. See the *Virtex-5 GTP Aurora v2.8 User Guide* for information on how to use the `make_aurora.pl` build script to create an ISE project for the Aurora core.

Using ChipScope Pro Cores with the GTP Aurora Core

Description

The ChipScope™ Pro ICON and ILA core aid in debugging and validating the design in board. To assist with debugging, these cores can be added to the Aurora core from CORE Generator™ tool.

Usage

Add *_cscope* at the end of the module name while generating the Aurora core.

- For example: *aurora_201_cscope*

Coregen adds the ICON and ILA cores to the Aurora example design and are found in the example top-level module. The user must generate the respective .edn files using the current ChipScope Pro tool.

Using the Timer-Based Simplex Mode

Description

In simplex mode, the Aurora core RX channel partner communicates to the TX channel partner via sideband signals named RX_RESET, RX_ALIGNED, RX_VERIFY, and RX_BONDED. The Aurora core has been enhanced to include a timer-based simplex mode. This simplex mode does not rely on sideband signals, thereby saving trace routing at the board level, resulting in cost savings. In the timer-based simplex mode, the sideband signals are generated by a set of timers whose values were taken from sample Aurora design simulations. These timer values can be modified according to the Aurora core configuration and user requirements.

Usage

Add *_simplextimer* at the end of the module name while generating the Aurora core.

- For example: *aurora_201_simplextimer*

The CORE Generator tool generates the Timer-based Simplex Aurora core.

Using the ISE Flow to Generate the GTP Aurora Core

1. Invoke ISE 9.2i.
2. Select **File** → **New Project...** to invoke the New Project Wizard.
3. Enter the **Project Name** and **Project Location**.
4. Set the Top-Level Source Type to **HDL**.
5. Click **Next**.
6. Select the **Device** and specify the **Preferred Language**.
7. Click **Next**.
8. Click **New Source** to invoke the New Source Wizard.
9. Select **IP (Coregen & Architecture Wizard)**.
10. Enter a File name and click **Next**.
11. Select **Communication & Networking** → **Serial Interfaces** → **GTP Aurora v2.8** and click **Next**.
12. Click **Finish**.
13. If necessary, click **Yes** to create the new directory.
14. Click **Next** twice to reach the Project Summary.
15. Click **Finish** to invoke CORE Generator and the LogiCORE GTP Aurora v2.8 GUI.
16. Provide the necessary parameters for the Aurora configuration (refer to the *Virtex-5 GTP Aurora v2.8 User Guide*) and click **Finish**.
17. Note that CORE Generator has added an XCO file to the source file tree for the project.
18. Add the top level source files from the **examples** and **src** directories.
19. Add the constraints file from the **ucf** directory.
20. Perform synthesis and implementation steps to generate a bit file.
21. Use IMPACT to transfer the bit file to the target device.

When using the ISE flow to generate and synthesize the Aurora CORE, it is important to set the Hierarchy Separator value to '/' and the Bus Delimiter value to '['.]

To set these values:

1. Right-click **Synthesize - XST** in the Process tree and select **Properties**.
2. Select the **Synthesis Options** category.
3. Set the Property display level to **Advanced**.
4. Select '/' in the Hierarchy Separator list.
5. Select '['.] in the Bus Delimiter list.
6. Click **OK**.

Simulating the Example Design

The Aurora core provides a quick way to simulate and observe the behavior of the core using the provided example design. Prior to simulating the core, the functional (gate-level) simulation models must be generated. You must compile all source files in the following directories to a single library as shown in Table 3-1. Refer to *Simulating Your Design* in the *Synthesis and Verification Design Guide* for ISE 9.2i for instructions on how to compile simulation libraries for ISE software.

Table 3-1: Required Simulation Libraries

HDL	Library	Source Directories
Verilog	UNISIMS_VER	<Xilinx dir>/verilog/src/unisims <Xilinx dir>/smartmodel/<OS>/wrappers/mtiverilog
VHDL	UNISIM	<Xilinx dir>/vhdl/src/unisims <Xilinx dir>/smartmodel/<OS>/wrappers/mtivhdl

Notes:

OS refers to the following operating systems: nt, lin, lin64 or sol.

The GTP Aurora v2.8 provides a command line script to simulate the example design. To run a VHDL or Verilog ModelSim simulation of the Aurora core, use the following instructions:

1. Launch the ModelSim simulator and set the current directory to:
`<project directory>/aurora_201/scripts`
2. Set the MTI_LIBS variable:

```
modelsim> setenv MTI_LIBS <path to compiled libraries>
```
3. Launch the simulation script:

```
modelsim> do example_test.do
```

The ModelSim script compiles the example design and testbench, and adds the relevant signals to the wave window. After the design is compiled and the wave window is displayed, run the simulation for about 22 μ s to see the FPGA power up, followed by Aurora channel initialization and data transfer. Data transfer begins after the CHANNEL_UP signal goes high.

Example Design Hierarchy

The hierarchy for the design used in this quick start example is as follows:

```

example_tb
|__aurora_example
|   |__clock_module
|   |__aurora_201
|   |   |__aurora_lane
|   |   |   |__lane_init_sm
|   |   |   |__chbond_count_dec
|   |   |   |__sym_gen
|   |   |   |__sym_dec
|   |   |   |__error_detect
|   |   |__gtp_wrapper
|   |   |__global_logic
|   |   |   |__channel_init_sm
|   |   |   |__idle_and_ver_gen
|   |   |   |__channel_error_detect
|   |   |__tx_ll
|   |   |   |__tx_ll_datapath
|   |   |   |__tx_ll_control
|   |   |__rx_ll
|   |   |   |__rx_ll_nfc
|   |   |   |__ufc_filter
|   |   |   |__rx_ll_pdu_datapath
|   |   |   |__rx_ll_ufc_datapath
|   |__standard_cc_module
|   |__frame_gen
|   |__frame_check

```

Note: The filenames for modules in this tree are the module name prefixed with the component name.